

Intel Corporation
4030 Lafayette Center Drive
Chantilly, VA 20151

Intel Legal Team

Fax

Page 1 of 6

Urgent

Confidential

Date: February 25, 2005

To: Examiner David A. Zarneke
USPTO

Fax: (703) 872-9306

Art Unit: 2829

From: B. Delano Jordan

Fax: 301-474-2270


M/S:

Subject: Electrical/Optical Integration Scheme Using Direct Copper Bonding
Application No.: 10/020,911; Inventor: Gilroy J. Vandentop, et al.
Filed: December 19, 2001 Docket No. P12665

A CONFIRMATION COPY OF THIS DOCUMENT:
WILL NOT BE SENT

I hereby certify that the below listed correspondence is being facsimile transmitted to the USPTO to: Commissioner for Patents (Attn: Mail Stop Appeal Brief- Patents) on February 25, 2005.

Serita Evans



Date: February 25, 2005

Included in this transmission:

Included in this transmission:
Fax Cover Sheet (1 page)
Transmittal Form (1 page)
Reply Brief (4 pages)

Important Notice

This information is intended to be for the use of the individual or entity named on this transmittal sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution, or use of the contents of this faxed information is prohibited. If you have received this facsimile in error, please notify the sender by telephone immediately so that arrangements can be made for the retrieval of the original document at no cost to

3ES AVAILABLE COPY

PTO/SB/01 (3-9-0)


Approved for use through 07/31/2003. OMB 0651-004


U.S. Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM (to be used for all correspondence after initial filing) Total Number of Pages in This Submission: 6	Application Number	10/020,911	
	Filing Date	December 19, 2001	
	First Named Inventor	Garry J. Vandenberg	
	Art Unit	2829	
	Examiner Name	David A. ZARNI-KH	
		Attorney Docket Number	P12868

ENCLOSURES (Check all that apply)		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Reply to Missing Parts/Incomplete Application <input type="checkbox"/> Reply to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation <input type="checkbox"/> Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____ <input type="checkbox"/> Landscape Table on CD	<input type="checkbox"/> After Allowance Communication to TC <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input checked="" type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input type="checkbox"/> Other Enclosure(s) (please identify below): Fax Cover Sheet
Remarks: _____		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT			
Firm Name	Intel Americas, Inc.		
Signature			
Printed name	B. Delano Jordan		
Date	2/25/05	Reg. No.	43,698

CERTIFICATE OF TRANSMISSION/MAILING			
I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below:			
Signature			
Typed or printed name	Serita Evans	Date	2/25/05

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing this form, call 1-800-PTO-9199 and select option 2.

P12665

Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Gilroy J. Vandentop, et al.

Serial No.: 10/020,911

Filing Date: December 19, 2001

For: ELECTRICAL/OPTICAL
INTEGRATION SCHEME USING
DIRECT COPPER BONDING

Examiner: Zarneke, David A.


Art Unit: 2829

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O Box 1450
Alexandria, VA 22313-1450

REPLY BRIEF UNDER 37 C.F.R. § 41.41

Dear Sir:

Appellants hereby submit this Brief in response to the Examiner's Answer mailed on December 27, 2004 in the above-referenced application. Appellants respectfully request consideration of this Reply Brief by the Board of Patent Appeals and Interferences, and for allowance of the above-referenced application.

CERTIFICATE OF TRANSMISSION	
I hereby certify that this correspondence is being facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below	
By:  Serita Evans	Date: February 25, 2005

Electro-optic intermediate wafers are not admitted prior art

Claim 1 recites "providing an intermediate wafer having one or more intermediate contact pads... connected to an *electro*-optic arrangement on the intermediate wafer" (emphasis added).

The Examiner's Answer states, "Applicant's admitted prior art teaches... an intermediate wafer having one or more intermediate contact pads... connected to an electro-optic arrangement on the intermediate wafer" (Examiner's Answer, pg. 3). As far as Appellants can discern, the Examiner appears to be relying on two sentences in the background discussion section of the Specification:

- 1) "While optical losses could be avoided to some degree by placing the optical detector on the intermediate wafer [i.e., fabricate an electro-optic intermediate wafer], it has been determined that C4 bonding can also present problems from an electrical standpoint." (Specification, para. [0005], lines 9-10, emphasis added); and
- 2) "Thus, manufacturers and designers of conventional electro-optic semiconductor packages are faced with the difficult choice between the optical losses associated with IC wafer placement of the optical detector [i.e., optical intermediate wafer] and the electrical losses associated with intermediate wafer placement of the optical detector [i.e., electro-optic intermediate wafer]." (Id., lines 13-16, emphasis added).

Appellants assert, however, that as a whole, the Specification establishes that before the claimed invention, the conventional approach was to fabricate a purely optical intermediate wafer by positioning the optical detector on the IC wafer. Indeed, the specification explicitly states that "[c]onventional semiconductor packages that make use of optics often provide an IC wafer and an intermediate wafer that has an optical arrangement" (Specification, para. [0004], lines 4-6). The specification goes on to explain that "[t]he optical arrangement will typically include a waveguide and a coupler such as a Bragg grating" (Id., lines 6-7) and that "it is common to provide a photo detector on the IC wafer that is aligned with the optical coupler during the fabrication process" (Id., lines 11-12). Thus, it is clear from the Specification that conventional intermediate wafers had a purely optical arrangement before the claimed invention was made.

Because Fan also fails to disclose intermediate wafers with electro-optic arrangements, all of the claimed limitations are not taught or suggested by the references and a prima facie case of obviousness has not been met. For at least the above reasons, claims 1-4, 14-16 and 31 recite patentable subject matter. Accordingly, Appellants request that the Examiner's rejection be overturned.

SUMMARY

In summary, Appellants respectfully submit that all of the claims on appeal are patentable over the references cited in the Final Office Action, and respectfully request a favorable decision by the Board.

If there are any charges, please charge Deposit Account No. 50-0221.

Respectfully submitted,

Dated: 2/25, 2005



B. Delano Jordan
Registration No. 43,698
Intel Americas, Inc.
2200 Mission College Blvd.
Santa Clara, CA 95052-8119
(703) 633-3360

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.